PCB Stackup Planner

PCB Stackup Planner

Compare layer order, thickness and entered relative permittivity in two PCB stackups. This tool identifies only ground planes directly adjacent to a signal layer and calculates ideal parallel-plate capacitance only for adjacent power-ground pairs, assuming continuous full-board planes and uniform dielectric. Check material source/date and fabrication feasibility with your manufacturer. Defaults are invented examples, not manufacturer data.

Design A

Copper and dielectric rows alternate. Default material values are not a product specification.

Layer sequence · 4 copper layers
#Layer nameKindRole / constructionThickness (mm)Material nameRelative permittivity εr
1Copper——
2Dielectric
3Copper——
4Dielectric
5Copper——
6Dielectric
7Copper——

Design B

Copper and dielectric rows alternate. Default material values are not a product specification.

Layer sequence · 4 copper layers
#Layer nameKindRole / constructionThickness (mm)Material nameRelative permittivity εr
1Copper——
2Dielectric
3Copper——
4Dielectric
5Copper——
6Dielectric
7Copper——

Compare two designs

Total thickness sums entered layers. Plane-pair values assume continuous planes and uniform dielectric, not transmission-line impedance.

Edit the invented examples and compare them.

Comments & questions

PCB Stackup Planner

Compare layer order, thickness and entered relative permittivity in two PCB stackups. This tool identifies only ground planes directly adjacent to a signal layer and calculates ideal parallel-plate capacitance only for adjacent power-ground pairs, assuming continuous full-board planes and uniform dielectric. Check material source/date and fabrication feasibility with your manufacturer. Defaults are invented examples, not manufacturer data.

Key features

  • Edit two alternating copper/dielectric stacks with 2–12 copper layers
  • Sum entered copper and dielectric thickness and compare board thickness
  • Show each signal layer's immediate ground neighbor or its absence
  • Estimate ideal adjacent power-ground plane capacitance from area, permittivity and gap
  • Download schematic SVGs, comparison CSV and design JSON

How to use

  1. Set board width and height for A and B plus the date of material data you checked.
  2. Choose copper signal/ground/power roles and thickness; enter core/prepreg, material, permittivity and thickness for dielectrics. Add pairs if needed.
  3. Run comparison to see total thickness, immediate ground gaps and ideal plane-pair values.
  4. Confirm actual material, thickness tolerance, plane continuity and controlled impedance with a fabricator; save SVG, CSV or JSON as needed.

Use cases

  • Compare total thickness after changing the core in a four-layer board
  • Check whether a signal layer has an immediately adjacent ground plane
  • Explore how plane spacing changes idealized area capacitance
  • Prepare a layer schematic and material table for fabricator discussion

Frequently asked questions

Does this validate controlled impedance or fabrication?

No. It does not solve trace width, spacing, plating, etching or frequency-dependent loss. Check the final stack with a fabricator and a suitable impedance field solver.

Why is plane capacitance only ideal?

It assumes full-board continuous planes and uniform dielectric while ignoring fringing, vias and plane splits. The equation is ε0εrA/d; actual boards differ.

Is an adjacent power plane automatically a ground return?

No. Only directly adjacent GND-role copper is shown as a ground reference. Return through a power plane depends on decoupling and geometry.

Are example material values real manufacturer specifications?

No. Permittivity 4.2 and 0.18/1.10 mm thicknesses are invented for trying the tool. Replace them with fabricator-confirmed data and a reference date.

Are designs sent outside this browser?

No. They are calculated in this tab without automatic save or app-server upload. Downloads occur only on request.

Privacy

Designs and calculations stay in this browser tab. No automatic save or application-server upload occurs; files download only when requested.

Related Tools

Digital Logic SimulatorUnit ConverterScientific Data ProfilerWasm Module InspectorHreflang Matrix CheckerAST Query PlaygroundContainer Build GraphDependency Graph ExplorerSemver Range LabCron Schedule AuditorPatch Review WorkbenchSource Map ExplorerLocalization Catalog AuditorStructured Data ReviewerHTTP Archive AnalyzerWebhook Signature LabProtobuf Schema WorkbenchGraphQL Schema LabAvro Schema EvolutionLocal SQL WorkbenchSchema Form BuilderMesh Repair WorkbenchPipe Network LabRobot Arm Kinematics LabThermal Network LabBeam Response LabGear Train DesignerTolerance Stackup LabSensor Calibration FitDigital Filter DesignerNetwork Reachability MapSun Shadow MapGPS Error SimulatorAnalog Circuit LabMechanism Linkage LabAnalysis Mesh GeneratorOpenAPI Contract InspectorDatabase Migration PlannerDimensional Equation CheckerTruss Force LabBoolean Minimization LabControl Response LabQueueing Simulation LabGeofence Event SimulatorCoordinate Reference LabSurvey Traverse LabRaster Classification LabChoropleth Design LabMap Print ComposerRaster Reprojection LabElevation Contour MakerTerrain Viewshed LabWatershed DelineatorMap Tile PackagerText File Encoding WorkbenchFilesystem Portability AuditorSBOM License ExplorerFile Signature Auditornpm Lockfile Conflict ResolverSource Secret AuditorOffline Web Package BuilderCertificate Chain InspectorTorrent Metainfo InspectorChunked File PackagerEncrypted File VaultDuplicate File FinderArchive WorkbenchDesign Token ManagerSpacing Token DesignerResponsive Type SystemPackaging Dieline DesignerSVG Icon Sprite PackerFlex Layout PlaygroundCSS Grid PlaygroundRegex Equivalence LabMarkdown Repository AuditorLog Template MinerResponsive Layout AuditorEmail Template PreviewInternal Link GraphState Machine TesterPetri Net SimulatorGit History VisualizerCurl Request WorkbenchBinary Protocol DesignerHex File EditorBinary Patch WorkbenchFile Signature WorkbenchAPI Mock SandboxSchema Column MapperEvent Log SessionizerER Diagram DesignerTime Series Gap AuditorStratified Data SplitterData Lineage DesignerDecision Tree LabData Anonymization WorkbenchData Expectation RunnerJSON Schema ValidatorBasket Pattern AnalyzerRobots Policy TesterSEO HTML AuditorAccessibility Structure AuditorSyndication Feed WorkbenchIndexNow Payload BuilderCrawl Log AnalyzerCSP Policy WorkbenchSearch Performance AnalyzerCSV Formula Risk AuditorCORS Response SimulatorCache Header LabCookie Policy InspectorWeb Vitals Trace LabSitemap Health AuditorBatch File RenamerFile Manifest VerifierFolder Space MapFolder Difference ReviewerRoute Order OptimizerGeoJSON Map EditorPolygon Overlay LabCartographic Label PlacerSpatial Table JoinGeoJSON Topology AuditorGPX Track AnalyzerTrack Privacy RedactorCSV Table JoinCSV Pivot WorkbenchTabular Cleaning WorkbenchRecord ReconciliationData Dictionary BuilderCanonical Graph AuditorRedirect Plan TesterHTTP response and ping reference testBrowser and System InformationJSON ↔ YAML ConverterXML ↔ JSON ConverterHTML FormatterJavaScript MinifierMock Data Generator.gitignore GeneratorLicense GeneratorUser-Agent ParserPassword Strength CheckerCode to ImageXML FormatterHTTP Status Code LookupMIME Type LookupJS & SQL String EscapeCSS Box Shadow GeneratorCSS Gradient GeneratorIndent ConverterNumber Base ConverterUnicode Escape ConverterUnicode InspectorJSON Structure DiffMarkdown Table GeneratorBase64 EncoderJSON FormatterURL EncoderSQL FormatterCron Expression GeneratorRegex TesterUUID GeneratorHash GeneratorTimestamp ConverterJWT DecoderHTML Entity ConverterMarkdown PreviewCSS MinifierMeta Tag GeneratorJSON ↔ CSVCase ConverterImage to Base64
Explore all Dev Tools tools →Image/Media →Text/Convert →Life/Fun →