Analog Circuit Lab

Analog Circuit Lab

Build a small ideal linear circuit by assigning each element two node numbers. The local modified-nodal solver reports the DC operating point, complex AC phasors at one selected frequency, and a backward-Euler transient after ideal sources step from zero to their DC values. Node 0 is ground; each element's positive current goes from its a terminal to b. Capacitor voltages and inductor currents start at zero for the transient. AC source entries are real, zero-phase peak phasors. This is a bounded teaching model, not electrical safety or physical hardware validation.

1. Connect and analyze a circuit

Node 0 is ground. Each R/C/L/V/I element connects its a and b terminals; a positive branch current runs a→b. Limits: 8 non-ground nodes, 16 elements and 120 transient samples.

Use the same node number for electrically connected terminals. DC, AC and transient are separate ideal analyses; DC failure prevents a result even if a time-only topology might be solvable.

Element V1
Element R1
Element C1

3. Restore a circuit

Open or paste a strict version-1 circuit JSON document up to 60 kB. Duplicate keys, extra fields and invalid nodes are rejected without replacing the current circuit.

Edit the RC example and run the analysis.

Comments & questions

Analog Circuit Lab

Build a small ideal linear circuit by assigning each element two node numbers. The local modified-nodal solver reports the DC operating point, complex AC phasors at one selected frequency, and a backward-Euler transient after ideal sources step from zero to their DC values. Node 0 is ground; each element's positive current goes from its a terminal to b. Capacitor voltages and inductor currents start at zero for the transient. AC source entries are real, zero-phase peak phasors. This is a bounded teaching model, not electrical safety or physical hardware validation.

Key features

  • Actual modified nodal analysis for R, C, L and independent V/I sources between any two listed nodes
  • DC capacitor-open and inductor-short solution with explicit singular topology errors
  • Single-frequency complex AC voltage and current magnitude/phase for zero-phase peak source phasors
  • Backward-Euler RLC step transient with zero stored initial energy, 1–120 samples and cooperative cancellation
  • Per-node and per-element results, waveform SVG, transient CSV, full report JSON and restorable circuit JSON
  • Strict node, value and size bounds; no external simulation API, paid engine or uploaded circuit

How to use

  1. Use the RC example or choose 1–8 non-ground nodes. Node 0 is the reference ground; equal node numbers mean an electrical connection.
  2. Add 1–16 R, C, L, voltage or current elements. Set each a and b terminal to different nodes, enter SI values, and supply separate AC peak values for sources.
  3. Select the AC frequency and transient step size/sample count. Run to solve DC, AC and zero-energy step transient; stop a run with Cancel if needed.
  4. Inspect node voltage and a→b element-current tables plus the time waveform. An unsolved DC topology or contradictory ideal sources produces an explicit error.
  5. Download the SVG, CSV, report JSON or circuit JSON, then restore a saved circuit from a local file or pasted JSON.

Use cases

  • Compare an RC low-pass DC output, AC attenuation and step charging
  • Inspect RL inductor current as it rises toward its steady value
  • Check Kirchhoff node currents in a small linear network
  • Share a reproducible ideal circuit and analysis settings as a local JSON file

Frequently asked questions

Which components and circuit shapes are supported?

Ideal linear resistors, capacitors, inductors, independent voltage sources and current sources may connect between any two different numbered nodes, including ground. The model has at most 8 non-ground nodes and 16 elements. Diodes, transistors, dependent sources, nonlinear behavior and distributed lines are not modeled.

How are DC, AC and transient sources interpreted?

The value field is the signed DC value and the ideal step value after t=0. The AC field of a voltage or current source is a signed real, zero-phase peak phasor at the selected frequency. AC and DC solutions are separate; the transient starts with zero capacitor voltage and zero inductor current and is sampled from the first full time step.

Why does an apparently connected circuit report singular?

A floating node that has only a capacitor path has no DC reference because an ideal capacitor is open at DC. Conflicting ideal voltage constraints and some ideal-source loops also have no unique solution. The tool reports the failing DC, AC or transient mode instead of fabricating a value.

Is the step waveform an exact continuous-time solution?

No. It uses implicit backward-Euler integration at the selected fixed time step. Decrease the step and compare results to judge numerical change; it does not model parasitics, switch timing, tolerance, saturation or high-frequency layout effects.

What is the direction of a displayed branch current?

Positive current flows from the element's a terminal toward its b terminal. An AC cell shows peak magnitude and phase in degrees under the same direction convention.

Are circuit details sent to a server or safe for hardware design?

The analysis and downloads run in this browser tab without a circuit API upload. The ideal, bounded model does not check component ratings, shock/fire risk, insulation, grounding practice or real-world hardware suitability.

Privacy

Circuit values and simulation results stay in this browser tab. JSON, CSV and SVG files are downloaded only when you request them; circuit data is not submitted to an application API.

Related Tools

Digital Logic SimulatorFunction Graph WorkbenchUnit ConverterWasm Module InspectorHreflang Matrix CheckerAST Query PlaygroundContainer Build GraphDependency Graph ExplorerSemver Range LabCron Schedule AuditorPatch Review WorkbenchSource Map ExplorerLocalization Catalog AuditorStructured Data ReviewerHTTP Archive AnalyzerWebhook Signature LabProtobuf Schema WorkbenchGraphQL Schema LabAvro Schema EvolutionLocal SQL WorkbenchSchema Form BuilderMesh Repair WorkbenchPipe Network LabRobot Arm Kinematics LabThermal Network LabBeam Response LabGear Train DesignerTolerance Stackup LabSensor Calibration FitPCB Stackup PlannerDigital Filter DesignerNetwork Reachability MapSun Shadow MapGPS Error SimulatorMechanism Linkage LabAnalysis Mesh GeneratorOpenAPI Contract InspectorDatabase Migration PlannerDimensional Equation CheckerTruss Force LabBoolean Minimization LabControl Response LabQueueing Simulation LabGeofence Event SimulatorCoordinate Reference LabSurvey Traverse LabRaster Classification LabChoropleth Design LabMap Print ComposerRaster Reprojection LabElevation Contour MakerTerrain Viewshed LabWatershed DelineatorMap Tile PackagerText File Encoding WorkbenchFilesystem Portability AuditorSBOM License ExplorerFile Signature Auditornpm Lockfile Conflict ResolverSource Secret AuditorOffline Web Package BuilderCertificate Chain InspectorTorrent Metainfo InspectorChunked File PackagerEncrypted File VaultDuplicate File FinderArchive WorkbenchDesign Token ManagerSpacing Token DesignerResponsive Type SystemPackaging Dieline DesignerSVG Icon Sprite PackerFlex Layout PlaygroundCSS Grid PlaygroundRegex Equivalence LabMarkdown Repository AuditorLog Template MinerResponsive Layout AuditorEmail Template PreviewInternal Link GraphState Machine TesterPetri Net SimulatorGit History VisualizerCurl Request WorkbenchBinary Protocol DesignerHex File EditorBinary Patch WorkbenchFile Signature WorkbenchAPI Mock SandboxSchema Column MapperEvent Log SessionizerER Diagram DesignerTime Series Gap AuditorStratified Data SplitterData Lineage DesignerDecision Tree LabData Anonymization WorkbenchData Expectation RunnerJSON Schema ValidatorBasket Pattern AnalyzerRobots Policy TesterSEO HTML AuditorAccessibility Structure AuditorSyndication Feed WorkbenchIndexNow Payload BuilderCrawl Log AnalyzerCSP Policy WorkbenchSearch Performance AnalyzerCSV Formula Risk AuditorCORS Response SimulatorCache Header LabCookie Policy InspectorWeb Vitals Trace LabSitemap Health AuditorBatch File RenamerFile Manifest VerifierFolder Space MapFolder Difference ReviewerRoute Order OptimizerGeoJSON Map EditorPolygon Overlay LabCartographic Label PlacerSpatial Table JoinGeoJSON Topology AuditorGPX Track AnalyzerTrack Privacy RedactorCSV Table JoinCSV Pivot WorkbenchScientific Data ProfilerTabular Cleaning WorkbenchRecord ReconciliationData Dictionary BuilderCanonical Graph AuditorRedirect Plan TesterHTTP response and ping reference testBrowser and System InformationJSON ↔ YAML ConverterXML ↔ JSON ConverterHTML FormatterJavaScript MinifierMock Data Generator.gitignore GeneratorLicense GeneratorUser-Agent ParserPassword Strength CheckerCode to ImageXML FormatterHTTP Status Code LookupMIME Type LookupJS & SQL String EscapeCSS Box Shadow GeneratorCSS Gradient GeneratorIndent ConverterNumber Base ConverterUnicode Escape ConverterUnicode InspectorJSON Structure DiffMarkdown Table GeneratorBase64 EncoderJSON FormatterURL EncoderSQL FormatterCron Expression GeneratorRegex TesterUUID GeneratorHash GeneratorTimestamp ConverterJWT DecoderHTML Entity ConverterMarkdown PreviewCSS MinifierMeta Tag GeneratorJSON ↔ CSVCase ConverterImage to Base64
Explore all Dev Tools tools →Image/Media →Text/Convert →Life/Fun →